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SINGLE CRYSTAL RHOMBOHEDRAL
EPITAXY OF SIGE ON SAPPHIRE AT 450°
C.-500° C. SUBSTRATE TEMPERATURES
CROSS REFERENCE TO RELATED
APPLICATIONS
This application claims the benefit of priority to U.S.
Provisional Application No. 62/270,321 filed on Dec. 21,
2015 titled "Single Crystal Rhombohedral Epitaxy of SiGe
on Sapphire at 450 C-500 C Substrate Temperatures" and
U.S. Provisional Application No. 62/299,772 filed on Feb.
25, 2016 titled "Single Crystal Rhombohedral Epitaxy of
SiGe on Sapphire at 450 C-500 C Substrate Temperatures."
The entire contents of both applications are hereby incor-
porated by reference in their entireties.
STATEMENT REGARDING FEDERALLY
SPONSORED RESEARCH OR DEVELOPMENT
The invention described herein was made in the perfor-
mance of work under a NASA contract and by an employee
of the United States Government and is subject to the
provisions of Public Law 96-517 (35 U.S.C. § 202) and may
be manufactured and used by or for the Government for
governmental purposes without the payment of any royalties
thereon or therefore. In accordance with 35 U.S.C. § 202, the
contractor elected not to retain title.
BACKGROUND OF THE INVENTION
Single crystal films are necessary for manufacturing com-
mercially useful semiconductor devices, such as computer
chips (CMOS transistors), solar cells, light emitting diodes
(LEDs), and solid-state lasers. Silicon-Germanium (SiGe)
possesses a large speed advantage over pure Silicon (Si), but
is costly and difficult to produce by itself as a whole wafer
for semiconductor device manufacturing. Since only the top
approximately 200 mu to 300 mu thickness of epitaxial layer
on a wafer are used in modern semiconductor chip manu-
facturing, an alternative to using pure Si exists. The alter-
native is to deposit a thin film of SiGe onto a less expensive
substrate, such as a sapphire (A1203) substrate. Thin film
deposition of SiGe on sapphire has been done successfully
in the past with high temperatures (i.e., temperatures above
850° C.), long thermal load times, and long soak times of the
substrate at a high temperature (i.e., temperatures above
850° C.), as well as the additional requirement of providing
a pure Si layer to act as an intermediary anchoring element
between the trigonal sapphire (A1203) crystal structure and
the diamond cubic SiGe. While effective, these conventional
high temperature (i.e., temperatures above 850° C.) methods
for deposition of SiGe on sapphire are unusable for practical
commercial mass production. These conventional high tem-
perature (i.e., temperatures above 850° C.) methods also
stress the production equipment extensively by high and
long thermal loading and soaking requirements. Tempera-
ture ramp-up times to above 850° C. are very long for
conventional high temperature (i.e., temperatures above
850° C.) methods because of the transparency of sapphire
substrate, the thermal equilibrium of substrate takes a long
time to establish until the temperatures of the substrate and
the surrounding reach an equilibrium level, and the cool-
down time to settle at SiGe growth temperatures adds to the
production time.
BRIEF SUMMARY OF THE INVENTION
The various embodiments may provide a low temperature
(i.e., less than 850° C.) method of Silicon-Germanium
2
(Site) on sapphire (A1203) (Site/sapphire) growth that may
produce a single crystal film with less thermal loading effort
to the substrate than conventional high temperature (i.e.,
temperatures above 850° C.) methods. The various embodi-
5 ments may alleviate the thermal loading requirement of the
substrate, which in conventional high temperature (i.e.,
temperatures above 850° C.) methods had surface tempera-
tures within the range of 850° C.-900° C. The various
embodiments may provide a new thermal loading require-
10 
ment of the sapphire substrate for growing single crystal
SiGe on the sapphire substrate in the range of about 450° C.
to about 500° C. The benefits of the various embodiments
are substantial for cost and time savings and may result in
15 the elimination of the time-consuming and costly high
heating, long thermal soak times, and interfacial Si layer of
conventional high temperature (i.e., temperatures above
850° C.) methods. In various embodiments, yield and
throughput may be increased as time to production may be
20 reduced from over 4 hours in conventional high temperature
(i.e., temperatures above 850° C.) methods to less than about
I hour in the various embodiment methods. Thus, various
embodiments may enable the same quality of SiGe/sapphire
to be produced with far less effort and time when compared
25 to conventional high temperature (i.e., temperatures above
850° C.) methods, bringing SiGe/sapphire fabricated
according to the various embodiments to within the realm of
mass production.
These and other features, advantages, and objects of the
30 present invention will be further understood and appreciated
by those skilled in the art by reference to the following
specification, claims, and appended drawings.
BRIEF DESCRIPTION OF THE SEVERAL
35 VIEWS OF THE DRAWINGS
The accompanying drawings, which are incorporated
herein and constitute part of this specification, illustrate
exemplary embodiments of the invention, and together with
40 the general description given above and the detailed descrip-
tion given below, serve to explain the features of the
invention.
FIG. 1 illustrates top down and side views of a trigonal
sapphire surface versus diamond cubic silicon.
45 FIG. 2 shows various overlay models of (111) planes of
SiGe atoms onto the (0001) sapphire plane.
FIG. 3 is a graph of temperature versus bond angle
distortion for SiGe.
FIG. 4 shows photographs of two embodiment SiGe/
50 sapphire wafers.
FIGS. 5A-5D illustrate various XRD data of an embodi-
ment SiGe/sapphire wafer.
FIGS. 6A-6D illustrate various XRD data of an embodi-
ment SiGe/sapphire wafer.
55 FIG. 7 is a process flow diagram illustrating a comparison
between an embodiment SiGe/sapphire growth method and
conventional methods.
DETAILED DESCRIPTION OF THE
60 INVENTION
For purposes of description herein, it is to be understood
that the specific devices and processes illustrated in the
attached drawings, and described in the following specifi-
65 cation, are simply exemplary embodiments of the inventive
concepts defined in the appended claims. Hence, specific
dimensions and other physical characteristics relating to the
US 10,096,472 B2
3
embodiments disclosed herein are not to be considered as
limiting, unless the claims expressly state otherwise.
The word "exemplary" is used herein to mean "serving as
an example, instance, or illustration." Any implementation
described herein as "exemplary" is not necessarily to be 5
construed as preferred or advantageous over other imple-
mentations.
The various embodiments will be described in detail with
reference to the accompanying drawings. Wherever pos-
sible, the same reference numbers will be used throughout io
the drawings to refer to the same or like parts. References
made to particular examples and implementations are for
illustrative purposes, and are not intended to limit the scope
of the invention or the claims.
Conventional semiconductor heteroepitaxy consists of 15
thin film deposition of two different semiconductors with the
same or similar crystal structures. Common examples are
InAs on GaAs (both zinc-blende crystals) and GaN on
sapphire (Wurtzite film on trigonal substrate). Single crystal
Silicon-Germanium (SiGe) on sapphire (A1203) (referred to 20
herein for ease of reference as "SiGe/sapphire") epitaxy
requires the Si and Ge atoms bond to the sapphire surface
correctly by forming a crystalline structure with lattice-
matched into the trigonal structure of sapphire. The (I 11)
plane in the diamond cubic SiGe aligns to the (0001) surface 25
of sapphire to make a shape of rhombohedral structure,
where the atom positions are both similar enough that these
two materials coherently match to one another on the atomic
scale. By themselves, these two materials do not match at
room temperature, but this can be achieved at temperatures 30
above room temperature with thermal expansion of the
bonds between atoms. This requires an intimate understand-
ing of the thermal expansion effects and the crystal structure
of both materials to determine how this bonding happens. If
the substrate temperature is not correctly set, depositing Si 35
and Ge atoms on the sapphire surface will form several
crystals, leading to a useless polycrystalline film.
Conventional methods of epitaxial growth of SiGe/sap-
phire require high substrate temperatures (i.e., temperatures
above 850° C.) and an interfacial Si layer to achieve a 40
monocrystalline film. In conventional high temperature (i.e.,
temperatures above 850° C.) methods, temperatures in the
850° C.-1100° C. range must be reached and maintained at
least for 4 hours in order to achieve a uniform temperature
in the sapphire wafer. After this, in conventional high 45
temperature (i.e., temperatures above 850° C.) methods, a
thin (i.e, approximately 10 mu) intermediate Si layer is
deposited as a strained layer to create a coherent match to the
underlying atomic structure of sapphire substrate, since the
lattice constant of Ge is larger than those of Si and sapphire. 50
After this, in conventional high temperature (i.e., tempera-
tures above 850° C.) methods, the temperature is dropped to
800° C.-900° C. for SiGe or pure Ge deposition onto the Si
layer. The growth temperatures in the 850° C.-1100° C.
range required for conventional high temperature (i.e., tem- 55
peratures above 850° C.) methods are wholly unsuitable for
practical and economical SiGe/sapphire production. The
long thermal load and soak time prior to deposition of the Si
intermediate layer in conventional high temperature (i.e.,
temperatures above 850° C.) methods is also far too time- 60
consuming to be practical. The high temperature loading in
conventional high temperature (i.e., temperatures above
850° C.) methods also leads to significant numbers of
cracked wafers owing to extreme thermal stress.
The various embodiments may provide a low temperature 65
(i.e., less than 850° C.) method of Silicon-Germanium
(SiGe) on sapphire (A1203) (SiGe/sapphire) growth that may
4
produce a single crystal film with less thermal loading effort
to the substrate than conventional high temperature (i.e.,
temperatures above 850° C.) methods. The various embodi-
ments may alleviate the thermal loading requirement of the
substrate, which in conventional high temperature (i.e.,
temperatures above 850° C.) methods had surface tempera-
tures within the range of 850° C. to 900° C. The various
embodiments may provide a new thermal loading require-
ment of the sapphire substrate for growing single crystal
SiGe on the sapphire substrate in the range of about 450° C.
to about 500° C. The benefits of the various embodiments
are substantial for cost and time savings and may result in
the elimination of the time-consuming and costly high
heating, long thermal soak times, and interfacial Si layer of
conventional high temperature (i.e., temperatures above
850° C.) methods. In various embodiments, yield and
throughput may be increased as time to production may be
reduced from over 4 hours in conventional high temperature
(i.e., temperatures above 850° C.) methods to less than 1
hour in the various embodiment methods. Thus, various
embodiments may enable the same quality of SiGe/sapphire
to be produced with far less effort and time when compared
to conventional high temperature (i.e., temperatures above
850° C.) methods, bringing SiGe/sapphire fabricated
according to the various embodiments to within the realm of
mass production. Pure Si devices may benefit tremendously
from the various embodiments, as replacing pure Si devices
with SiGe/sapphire enables much higher performance with-
out an extreme increase in cost.
Various embodiments provide SiGe/sapphire production
methods that take into consideration the trigonal sapphire
structure on (0001) and the manner in which SiGe film
nucleates and grows. Accounting for thermal expansion
effects, calculations using the SiGe/sapphire production
methods according to the various embodiments show that
both pure Ge and SiGe can form single crystal films in the
about 450° C. to about 550° C. temperature range. Experi-
mental results confirm that both pure Ge and SiGe can form
single crystal films in the about 450° C. to about 550° C.
temperature range according to the various embodiment
methods, where x-ray diffraction and atomic force micros-
copy show the films fabricated at low temperature (i.e.,
temperatures below about 850° C.) according to the various
embodiments rival the films produced by conventional high
temperature (i.e., temperatures above 850° C.) methods in
crystallographic and surface quality. Various embodiments
were developed using a model for how Si and Ge bond to the
(0001) sapphire surface, and then a determination as to
which temperatures were the most conducive to forming
coherent, single crystal thin films. Film growth at those
temperatures was conducted with success for the various
embodiments being measured as high (>99%) single crys-
tallinity and a flat, terraced surface with low root-mean-
square (RMS) roughness.
Thin films are often dominated by the strain state at the
interface between film and substrate, dictating whether films
grow in a two-dimensional fashion (layer-by-layer growth),
a three-dimensional fashion (Volmer-Weber), or a hybrid
fashion where growth is initially two-dimensional, then
switches to a three-dimensional mound growth after a cer-
tain critical thickness (Stranski-Krastanov growth). Mound
formation is a response to interfacial strain, alleviating the
difference in lattice constants between film and substrate.
Flat and uniform films grow layer-by-layer, requiring a low
mismatch strain. Previous work with SiGe has demonstrated
high crystallinity and low roughness, even in micron thick
US 10,096,472 B2
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films. Hence, despite the difference in crystal structure, (I 11)
plane SiGe atoms can align to form a coherent film on
(0001) sapphire.
Interfacial strain ultimately arises from the difference in
lattice constants and bulk crystal structure, not from the
atomic scale of surface atom arrangement. Thus, O-tenni-
nated or Al-terminated sapphire surfaces are not the deter-
mining factor in producing single crystal SiGe. While sur-
face atomic structure affects the bonding and chemistry of
the SiGe to the substrate, the film still needs to match the
underlying bulk structure to achieve a low strain condition.
FIG. 1 compares the (0001) trigonal and (111) diamond
cubic crystal structure planes from the top-down and side
views. Specifically, FIG. 1 shows the top-down 102a and
side 102b views of the trigonal sapphire surface as compared
to the top-down 103a and side 103b views of diamond cubic
silicon. In FIG. 1, atoms shown with patterned elements are
more towards the surface than atoms illustrated by solid
elements. Si atoms are closer in size and spacing to the
sapphire Al atoms and will mimic those atoms most upon
bonding to the sapphire surface. Both Si and Ge form
diamond cubic structures; therefore, the atoms in that struc-
ture may be referred to as Si/Ge atoms, to indicate either
species may occupy the lattice sites.
FIG. 2 shows overlay models 202-207 of (I 11) planes of
Si/Ge atoms (connected by lines) onto the (0001) sapphire
plane. The triangle in each model 202, 203, 204, 205, 206,
and 207 marks out the "central' Si/Ge atom. The three Si/Ge
atoms bonded to this atom are the interfacial atoms that form
the virtual triangle. Si/Ge atoms are shown with bonds
drawn and slightly offset to the right of the sapphire Al
atoms. The three possible "up" twins are reflected in models
202, 203, and 204, while the three possible "down" twins
(i.e., models 205, 206, and 207) can form on the (0001)
sapphire plane. In FIG. 2, the (I 11) Si/Ge plane most closely
matches the Al double layer in the (0001) sapphire surface.
Thus, Si and Ge atoms will align over the Al atoms in its
bonding to the sapphire surface. For an O-terminated sur-
face, Si will bond to three surface O atoms similar to that
seen in S'021 followed by another Si atom directly over the
interfacial Si atom to satisfy the four-fold Si coordination.
Unequal thermal expansion of bond lengths may be
accounted for in both the substrate and the film. Related
work on CdTe/Al2O3 showed substrate temperatures of 460°
C. were ideal for forming single crystal CdTe/Al2O3. Below
420° C., CdTe/Al2O3 films were of poor quality, as were
films grown much above 460° C., suggesting a growth
temperature window where thermal expansion of the film
and substrate reduces the mismatch strain low enough to
achieve coherent, high-quality films. Finding the right tem-
perature for growth is the first major challenge in producing
single crystal SiGe/Al2O3 films.
The second major challenge to single crystal SiGe/Al2O3
films is twin formation. Previous SiGe/Al2O3 work showed
SiGe can form two different crystallographic twins as evi-
denced in the XRD cp angle scans showing six {220} peaks
instead of three. Often, three of the peaks are more intense,
indicating a predominant major twin. Three less intense
peaks from the minority twin appear at exactly 60° between
the major twin peaks. Thus, the twins are crystallographi-
cally the same, but rotated 60° with respect to each other.
Dominance of one twin over the other was attributed to
differences in surface site activation energies for diffusion,
with the dominant twin forming on atomic sites with higher
activation energies.
With these observations in hand, the models 202, 203,
204, 205, 206, and 207 were constructed as shown in FIG.
6
2. In these models 202, 203, 204, 205, 206, and 207, the
twins (i.e., models 202, 203, and 204) are arbitrarily called
"up" twins. This designation arises from the fact the upper
Si/Ge atoms bond to the three lower interfacial Si/Ge atoms
5 to form a virtual triangle that points upward. When this
bonding arrangement is rotated 60° within the surface plane,
the triangle points downward as shown in models 205, 206,
and 207. For these two valid rotations, the lower level atoms
may then align over one of three types of sites: over the Al
10 sites closer to the surface, over the Al atoms further from the
surface, and the "blank" sites, that is, the sites where Al
atoms are much further into the sapphire crystal. Hence, six
possible configurations are possible, three for each twin.
Each is incompatible with the other, and will form twin
15 boundaries if one or more nucleate on the sapphire surface
during growth. However, of the three up twins, one site type
will be energetically preferable to the other two. Any incom-
ing atoms in the higher energy sites will diffuse out of those
sites into the lowest energy ones. A similar argument holds
20 for the down twins, reducing the total number of relevant
twin configurations to two. Which sites are energetically
preferred is unknown, requiring nudged elastic band density
functional theory simulations to accurately calculate the
activation energies. However, this does not affect the final
25 result as the three different sapphire sites are the same
distance apart. The thermal strain on the SiGe film will be
the same regardless of which sites are energetically most
favorable. Whichever particular configuration is lowest in
energy, it results in the same lower temperature single
30 crystal SiGe/Al2O3 growth.
The calculation of the ideal temperature for forming
single crystal SiGe/Al2O3 was considered. Comparing the
(I 11) SiGe plane to the (000 1) A1203 plane, the interfacial
(I 11) plane atoms most closely match the spacing between
35 the top-most Al atoms in (0001) Al2O3. The assumption here
was when the SiGe spacing matches the Al spacing, the film
was coherent, forming a stable rhombohedral crystal struc-
ture. All simulated film atom coordinates were extrapolated
from the diamond cubic unit cell, using linear interpolation
40 of bond spacing and lattice constants for mixed SiGe alloy
films. From this, two parameters were defined: bond angle
distortion and bond length distortion.
The first parameter, bond angle distortion, represented the
level of extension or compression of the cubic unit cell along
45 its body diagonal. As either happens, the unit cell deviated
from its cubic shape to form a rhombohedral unit cell, where
the corner angles were no longer 90°. An elongation along
the body diagonal, defined as a positive bond angle distor-
tion, contracted the atoms in the (111) plane together and
5o distended them in the direction normal to the (I 11) plane; a
compression along the body diagonal, defined as a negative
bond angle distortion, had the reverse effect. The second
parameter, bond length distortion, was defined as a multi-
plier on the unit cell lattice constant. Values between 0 and
55 1 represented a contraction of the bond lengths, while any
value greater than 1 represented a bond length extension.
Running this comparison for bond angle values from
—0.50 to 0.50 and bond length multipliers from 0.01 to 2, it
became apparent these parameters were not independent.
60 Only certain combinations of these two parameters were
even capable of matching the film to the substrate at any
temperature. This is not surprising as an increase in the
length multiplier can have the opposite effect of the con-
traction caused by an increase in bond angle distortion.
65 Fitting a 4th order polynomial to these parameters, the bond
length multiplier needed to match the film to the substrate
for any given bond angle distortion may be predictable. This
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reduces the distortion necessary to match SiGe to Al2O3 to
a single parameter. Unit cells for SiGe were constructed for
each combination of the angle and bond length distortion
parameters, representing the hypothetical film crystal struc-
ture at room temperature. The thermal expansion for both 5
the film and Al2O3 substrate were calculated for the tem-
perature range of 20° C. to 1250° C. At each temperature, the
(111) plane SiGe interfacial atom spacings were compared
to the (0001) Al atom spacing in Al2O3, and if the difference
between the two was within 0.0001 angstroms, the film was io
declared a match to the substrate.
The proposed lower temperatures were calculated with
simulation of several possible SiGe crystal structures that
might match to the Al2O3 substrate. The best matches were
then run with simulated thermal expansion to identify where 15
they matched to the Al2O3 crystal (0001) surface. FIG. 3
shows the temperatures where SiGe matches Al2O3 vs. the
bond angle distortion parameter, a measure of different SiGe
crystals. The lowest temperatures for matching were deter-
mined at the marginally stable point without much distortion 20
of bond angle (i.e., the temperatures highlighted by the circle
302 in FIG. 3). Local minima in these curves (circled)
indicate the lowest temperatures of matching, corresponding
to where the lattice mismatch and subsequent film strain are
minimized and thus which SiGe crystal structure forms. 25
Based on the simulations, Ge forms a strong match around
450° C. and Sio.isGeo as does the same around 500° C.
These are the wafer surface temperatures; in actual experi-
ments the reported growth temperature is from a thenno-
couple that sits beneath the wafer plate. Thus, the experi- 30
mental setpoint was higher than the matching temperature to
account for differences in reported thermocouple tempera-
ture and actual wafer surface temperature. The range of
about 450° C. to about 500° C. was then confirmed experi-
mentally. 35
Two SiGe/sapphire wafers grown at 450° C. and 500° C.
were found to be of high quality, on par with those produced
by conventional high temperature (i.e., temperatures above
850° C.) methods. Example experimental SiGe/sapphire
wafers are shown in FIG. 4, both of which show a high 40
reflectivity and no discoloration that indicate the formation
of high quality films. Typically, faded coloration appears in
low quality films. FIG. 4 shows a photograph of a SiGe/
Al2O3 wafer produced at 450° C. labeled 402 and a SiGe/
Al2O3 wafer produced at 500° C. labeled 404 on which both 45
show the reflected images of laboratory ceiling tile.
The experiments were done in a SRN-150 magnetron
sputtering system. 50 mm sapphire wafers, oriented to the
(0001) plane as the epitaxial growth surface, were loaded on
a Mo holder plate, with the epi-ready side facing upward. 50
175 mm Si and Ge targets facing downward were used to
sputter thin films onto the sapphire wafer substrate. Ar was
used as the sputtering plasma, held at a constant pressure of
5 mtorr during growth and at a flow rate of 50 sccm.
Substrate temperatures ranging from 400° C. to 560° C. 55
were achieved with the radiative heating from a quartz
heater bulb assembly, consisting of six bulbs beneath the
wafer holder plate. The temperature was measured by a
thermocouple in the center of the assembly.
Film thicknesses and composition were estimated from a 60
series of calibration samples. Pure Si or pure Ge films were
deposited on a series of wafers at 550° C. at radio-frequency
(RF) discharge plasma of Si or direct current (DC) discharge
plasma of Ge with powers ranging from 100-800 W, and all
depositions were 1 hour long. The resulting wafers were 65
removed, cleaved, and the cross-sectional film thickness
measured with a 7EOL 6360 scanning electron microscope.
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Using the time of sputtering process and the film thickness,
the sputtering rates were easily obtained. With the resulting
thicknesses at each sputtering power, the SiGe film thick-
nesses were taken to be the addition of the Si and Ge
thicknesses. With this in hand, the SiGe compositions were
estimated as the ratio of individual Si and Ge thicknesses to
the combined SiGe thickness. A SiGe film has two require-
ments for use in device fabrication. First, it must be a
monocrystalline film; that is, one twin must be dominantly
oriented and comprise 99% or more of the film. Second, the
surface must have a flat, terraced morphology. X-ray dif-
fraction (XRD) and atomic force microscope (AFM) meth-
ods were used to establish these two qualities in each film.
All films were scanned with a Panalytical X'Pert Pro XRD
system along the 20-w and cp axes and in a XY area map at
a constant goniometer position. The 20-w scans were done
from 5-120° to establish overall film quality through mea-
surement of the full-width at half-maximum (FWHM) and
peak intensity. The cp axis is parallel with the (111) SiGe
surface normal, and each scan completed one whole revo-
lution of the wafer at a constant position designed to find all
the {220} reflections. A similar cp scan is done with the
sapphire (0001), parallel with the (I 11) SiGe surface, to find
all the 110-141 reflections. A high quality SiGe film will have
three peaks in the SiGe scan, corresponding to the three
{220} planes in the film. The presence of six peaks, 60°
offset from one another, corresponds to two twins, rotated
60° with respect to one another, each with three {220}
reflections. Relative peak heights of these twins are com-
pared to determine how much of each twin exists in the SiGe
film. Finally, two XY area maps of a (220) reflection, one for
each twin, were done to find the distribution of both twins
over the film, whether they are evenly distributed or segre-
gated. This was done after the cp scan when the cp angle
positions were known. Setting the goniometer to one of
these positions led to a constant illumination of that (220)
plane, mapping the location of that twin over the whole
wafer as the XY scan proceeded. Surface film quality was
established with a Quesant Q-scopeAFM. Scans 10x10 µm2
in size were taken at the center of each wafer and the
root-mean-square (RMS) roughness calculated over the
whole image. Rough films tended to have rounded mounds
on the surface, while better films showed flatter, terraced
surfaces.
FIGS. 5A-D show X-ray diffraction (XRD) data of the
450° C. SiGe/Al2O3 wafer and FIGS. 6A-D show XRD data
of the 500° C. SiGe/sapphire wafer, respectively.
FIG. 5A illustrates a graph of the counts of {220} reflec-
tions when rotating the phi axis normal to the wafer surface
for the 450° C. SiGe/Al2O3 wafer and indicates that one twin
dominates over the other, occupying 99% of the film. FIG.
5B shows 110-141 reflections of the underlying sapphire
substrate, which aligns with the minor twin {220} reflec-
tions, showing the coherence between the film and substrate.
FIG. 5C shows the results of the 2theta-omega scan showing
high film quality with a sharp, intense peak at 27° corre-
sponding to the SiGe film. FIG. 5D illustrates wafer maps of
a major twin (220) reflection (labeled 502) and a minor twin
(220) reflection (labeled 503) that show the dominance of
the one twin is largely uniform.
FIG. 6A illustrates a graph of the counts of {220} reflec-
tions when rotating the phi axis normal to the wafer surface
for the 500° C. SiGe/Al2O3 wafer and indicates that one twin
dominates over the other, even more so than in the 450° C.
case, occupying over 99.9% of the film. FIG. 6B shows
110-141 reflections of the underlying sapphire substrate,
showing the same coherence as before. FIG. 6C shows the
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results of the 2theta-omega scan showing an even more
intense peak at 27°. FIG. 6D illustrates wafer maps of a
major twin (220) reflection (labeled 602) and a minor twin
(220) reflection (labeled 603) that show the same dominance
of the one twin.
The XRD data shows the films are 99% single crystal or
better. The remainder is known as the minor twin, arising
from a 60° rotation of the major, dominant twin. No other
SiGe films have been observed to form. The remaining data
for both wafers show high reflected intensity and narrow
peaks in the 20-w scans and uniform coverage in the wafer
maps, all indicative of wafers usable for semiconductor
device manufacturing.
FIG. 7 is a process flow diagram illustrating a comparison
between an embodiment SiGe/sapphire growth method 700
and a conventional high temperature (i.e., temperatures
above 850° C.) growth method 750.
In the conventional high temperature (i.e., temperatures
above 850° C.) growth method 750, the sapphire wafer is
heated up to a temperature greater than 850° C. in step 752
and thermally soaked for more than one hour at greater than
850° C. in step 754. In the conventional high temperature
(i.e., temperatures above 850° C.) growth method 750, a Si
layer is deposited on the sapphire wafer in step 756, and the
wafer is then allowed to cool to SiGe growth temperature in
step 758. In the conventional high temperature (i.e., tem-
peratures above 850° C.) growth method 750 that SiGe
growth temperature can be 890° C. in a combined SiGe
growth and cooling step 764 or can be a lower temperature
in step 760 followed by a cooling to room temperature step
762.
In the embodiment SiGe/sapphire growth method 700 the
sapphire wafer is heated up to a wafer surface temperature
ranging from about 450° C. to about 500° C., such as about
450° C., about 450° C. to about 500° C., about 500° C., etc.,
in step 702. SiGe growth is performed at a wafer surface
temperature ranging from about 450° C. to about 500° C.,
such as about 450° C., about 450° C. to about 500° C., about
500° C., etc., in step 704. The SiGe growth in step 704 may
specifically be the growth of mono-crystalline SiGe struc-
tures. SiGe growth may be performed for less than 1 hour in
step 704. The SiGe growth in step 704 may be performed
using any epitaxial growth vacuum system, such as sputter-
ing systems, molecular beam epitaxy (MBE) systems, met-
allo-organic chemical vapor deposition (MOCVD) systems,
etc. For example, SiGe growth may be performed by sput-
tering thin films of Si and Ge onto the sapphire wafer
substrate. Ar may be used as a processing gas for the
sputtering plasma, held at a constant pressure of 5 mtorr
during growth and at a flow rate of 50 sccm. The operations
performed in step 704 may result in the growth of SiGe
structures on a surface of the sapphire wafer. In step 706 the
SiGe/sapphire wafer (i.e., the sapphire wafer with SiGe
structures on a surface) is cooled to room temperature. In
various embodiments, the SiGe/sapphire wafer formed
according to the operations of embodiment SiGe/sapphire
growth method 700 may be used to form layers of a
semiconducting device having a SiGe layer and a sapphire
layer.
By comparison an embodiment SiGe/sapphire growth
method 700 requires far less energy and time to produce the
same quality film in half the number of steps as the con-
ventional high temperature (i.e., temperatures above 850°
C.) growth method 750. As the comparison of the embodi-
ment SiGe/sapphire growth method 700 and conventional
high temperature (i.e., temperatures above 850° C.) growth
method 750 in FIG. 7 shows, in the embodiment SiGe/
10
sapphire growth method 700 the sapphire wafer may not be
heated to a temperature above 500° C. As the comparison of
the embodiment SiGe/sapphire growth method 700 and
conventional high temperature (i.e., temperatures above
5 850° C.) growth method 750 in FIG. 7 shows, in the
embodiment SiGe/sapphire growth method 700, no thermal
soak time may be needed, rather in method 700 SiGe growth
may occur immediately following an initial heating step. As
the comparison of the embodiment SiGe/sapphire growth
l0 
method 700 and conventional high temperature (i.e., tem-
peratures above 850° C.) growth method 750 in FIG. 7
shows, in the embodiment SiGe/sapphire growth method
700 the time to heat the sapphire wafer, grow the SiGe
15 structures, and cool the resulting SiGe/sapphire wafer may
be less than the thermal soak needed in the conventional
high temperature (i.e., temperatures above 850° C.) growth
method 750. As the comparison of the embodiment SiGe/
sapphire growth method 700 and conventional high tem-
20 perature (i.e., temperatures above 850° C.) growth method
750 in FIG. 7 shows, in the embodiment SiGe/sapphire
growth method 700 a separate silicon (Si) layer is not
deposited on the sapphire wafer prior to the growing of the
SiGe structures in step 704.
25 The preceding description of the disclosed embodiments
is provided to enable any person skilled in the art to make
or use the present invention. Various modifications to these
embodiments will be readily apparent to those skilled in the
art, and the generic principles defined herein may be applied
30 to other embodiments without departing from the spirit or
scope of the invention. Thus, the present invention is not
intended to be limited to the embodiments shown herein but
is to be accorded the widest scope consistent with the
35 following claims and the principles and novel features
disclosed herein.
What is claimed is:
1. A method of growing a Silicon-Germanium (SiGe)
40 layer on a sapphire (Al2O3) wafer, comprising:
providing a sapphire wafer;
heating the sapphire wafer to a wafer surface temperature
at or below about 500° C.;
growing mono-crystalline SiGe on the sapphire wafer at
45 the wafer surface temperature thereby forming a SiGe/
sapphire wafer including a SiGe layer and an Al2O3
substrate; and
cooling the SiGe/sapphire wafer.
2. The method of claim 1, wherein heating, growing, and
50 cooling is completed in less than one hour.
3. The method of claim 2, wherein the growing occurs
immediately after the heating without a thermal soak step.
4. The method of claim 3, wherein a separate silicon (Si)
layer is not deposited on the sapphire wafer prior to the
55 growing.
5. The method of claim 4, wherein the wafer surface
temperature is about 500° C.
6. The method of claim 4, wherein the wafer surface
temperature is about 450° C.
60 7. The method of claim 4, wherein the wafer surface
temperature is about 450° C. to about 500° C.
8. The method of claim 1, wherein the wafer surface
temperature is about 500° C.
9. The method of claim 1, wherein the wafer surface
65 temperature is about 450° C.
10. The method of claim 1, wherein the wafer surface
temperature is about 450° C. to about 500° C.
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11. A semiconductor device, comprising:
a Silicon-Germanium (Site)
layer and a sapphire (A1201) layer substrate, wherein the
layers are formed by:
providing a sapphire wafer; 5
heating the sapphire wafer to a wafer surface temperature
at or below about 500° C.;
growing mono-crystalline SiGe on the sapphire wafer at
the wafer surface temperature thereby forming a SiGe/
sapphire wafer including a SiGe layer and an Al2O2 10
substrate; and
cooling the SiGe/sapphire wafer.
12. The semiconductor device of claim 11, wherein heat-
ing, growing, and cooling is completed in less than one hour.
13. The semiconductor device of claim 12, wherein the 15
growing occurs immediately after the heating without a
thermal soak step.
14. The semiconductor device of claim 13, wherein a
separate silicon (Si) layer is not deposited on the sapphire
wafer prior to the growing. 20
15. The semiconductor device of claim 11, wherein the
wafer surface temperature is about 500° C.
16. The semiconductor device of claim 11, wherein the
wafer surface temperature is about 450° C.
17. The method of claim 11, wherein the wafer surface 25
temperature is about 450° C. to about 500° C.
18. The method of claim 14, wherein the wafer surface
temperature is about 500° C.
19. The method of claim 14, wherein the wafer surface
temperature is about 450° C. 30
20. The method of claim 14, wherein the wafer surface
temperature is about 450° C. to about 500° C.
